From owner-doc-jp@jp.freebsd.org  Mon Aug 19 07:38:49 1996
Received: by mail.jp.freebsd.org (8.7.3+2.6Wbeta5/8.7.3) id HAA07256
	Mon, 19 Aug 1996 07:38:49 +0900 (JST)
Received: by mail.jp.freebsd.org (8.7.3+2.6Wbeta5/8.7.3) with SMTP id HAA07251
	for <doc-jp@jp.freebsd.org>; Mon, 19 Aug 1996 07:38:45 +0900 (JST)
Received: from baloon.mimi.com (sjx-ca10-01.ix.netcom.com [199.182.128.65]) by dfw-ix6.ix.netcom.com (8.6.13/8.6.12) with ESMTP id PAA28318; Sun, 18 Aug 1996 15:37:36 -0700
Received: (from asami@localhost) by baloon.mimi.com (8.7.5/8.6.12) id PAA12516; Sun, 18 Aug 1996 15:37:35 -0700 (PDT)
Date: Sun, 18 Aug 1996 15:37:35 -0700 (PDT)
Message-Id: <199608182237.PAA12516@baloon.mimi.com>
To: doc-jp@jp.freebsd.org
CC: doc-jp@jp.freebsd.org, iwasaki@pc.jaring.my
In-reply-to: <199608181741.BAA10019@relay3.jaring.my> (message from Mitsuru IWASAKI on Mon, 19 Aug 1996 01:41:06 +0800)
From: asami@cs.berkeley.edu (Satoshi Asami)
Reply-To: doc-jp@jp.freebsd.org
X-Distribute: distribute [version 2.1 (Alpha) patchlevel=19]
X-Sequence: doc-jp 392
Subject: [doc-jp 392] Re: Few more questions on uart.sgml
Errors-To: owner-doc-jp@jp.freebsd.org
Sender: owner-doc-jp@jp.freebsd.org

$B$"$5$_$G$9!#(B

 * $B!V(Berattas$B!W$O!V(Berraras$B!W$N(Btypo$B$H2r<a$7!"<h$j4:$($:!V@58mI=!W$H$7$F$*$-$^$9!#(B
                      ^
                    $B$R$R$R(B :>

 * # $B$=$&$$$dA0$N%a!<%k$N%5%V%8%'%/%H$r!V(B[Q] What's ``erarras'' in uart.sgml$B!W(B
 * # $B$C$F$7$A$c$C$?(B(^^;)$B!#(Btypo$B<h$j$,(Btypo$B$K$J$C$?(B...   ^^^^^^^

 * $B86J8(B2$B9TL\$N(B``in the next bin''$B$J$s$G$9$,!"$J$s$J$s$G$7$g$&(B? 
 * $B;d$N4*$O!V<!$NH>G/$8$c$"!W$H:,5r$b$J$/8@$C$H$k$s$G$9$+(B...
 * $B$^$?!"$3$NCJMn$O%$%^%$%A<+?.$,$J$$$N$GA4J8$N$;$F$*$j$^$9!#(B
 * $B$*$+$7$J$H$3$m$,$"$C$?$i!"$^$?$b$C$HNI$$Lu$,$"$l$P$*4j$$$7$^$9!#(B

$B$3$l$O!VF~$lJ*!W$N$3$H$G$9!#(BIC$B$N%A%C%W$C$F3J;R>u$NF~$lJ*$K$?$/$5$sF~$C(B
$B$FGd$C$F$$$^$9$h$M!#(B

 * (2) QFP? DIP? LPCC? $B$X$C(B?
 * $B86J8(B:
 * 	"F"	QFP	(quad flat pack) L lead type
 * 	"N"	DIP	(dual inline package) through hole straight lead type
 * 	"V"	LPCC	(lead plastic chip carrier) J lead type

$B$3$l$O;d$b$o$+$j$^$;$s!#(BDIP$B$O$$$o$f$k%G%#%C%W%9%$%C%A$N%G%#%C%W$G$4$/(B
$BIaDL$N(B IC$B$N7A!J%T%s$,FsNs!"%Q%C%1!<%8$NN>B&$K$J$i$s$G$$$k!K$N$3$H$G$9(B
$B$,(B...$B!#(B

 * (3) ``be divided from''$B$H$O(B
 * $B86J8(B:
 * 	This value will be divided from the master
 * 	input clock (in the IBM PC, the master
 * 	clock is 1.8432MHz) and the resulting clock
 * 	will determine the baud rate of the UART.
 * 	This register holds bits 0 thru 7 of the
 * 	divisor.

UART$B$O%^%9%?F~NO%/%m%C%/$N@0?tJ,$N0l$N<~GH?t$GF0$-!"$3$N%l%8%9%?$K$O$=(B
$B$N=|?t$,F~$C$F$$$k$H$$$&$3$H$@$H;W$$$^$9!#(B

$B!V%^%9%?F~NO%/%m%C%/$N<~GH?t$r$3$N%l%8%9%?$KF~$C$F$$$kCM$G3d$k$3$H$K$h(B
$B$j(B, UART$B$N<~GH?t$,7hDj$5$l$^$9(B (IBM PC$B$G$O!"%^%9%?%/%m%C%/$N<~GH?t$O(B 
1.8432MHz$B$G$9(B). $B$3$N%l%8%9%?$K$O>e5-$N=|?t$N2<0L(B8$B%S%C%H$,F~$C$F$$$^$9(B.$B!W(B

$B!J$b$A$m$s!"<!$NCJMn$O!V>e0L(B8$B%S%C%H!W$H$$$&$o$1$G$9!K(B

 * (4) ``at what point the receiver is''? $B$J$s$8$c$3$j$c$"(B?
 * $B86J8(B:
 * 	These two bits control at what point the
 * 	receiver is to generate an interrupt when
 * 	the FIFO is active.
 * 
 * $BLuJ8(B:
 * 	$B$3$N(B2$B$D$N%S%C%H$O(B FIFO $B$,5!G=$7$F$$$k>l9g(B
 * 	$B$K%l%7!<%P$,$I$N%]%$%s%H$G3d$j9~$_$r@8@.$9(B
 * 	$B$k$+$r@)8f$7$^$9!#(B
 * 
 * $BF1$8$/!V$J$s$H$J$/$3$s$J46$8!W$G$9!#(B

$B!V%]%$%s%H!W$r!V;~E@!W$KD>$;$P$3$NDL$j$G$$$$$H;W$$$^$9!#(B

 * BTW, 9$B7n2<=\$+(B10$B7n>e=\$K!"%O%s%I%V%C%/F|K\8l2=%W%m%8%'%/%H$N(B
 * $B0l1~$N@.2L$r=K$$!"BG$A>e$2$N%*%U%i%$%s%_!<%F%#%s%0$d$j$^$;$L$+(B?
 * # $B$J$<(B9$B7n2<=\$+(B10$B7n>e=\$+$C$F(B? $B$=$l$OKM$,F|K\$K0l;~5"9q$9$k$+$i$C$9!#(B
 * # $B$"$5$_$5$s!"$$$DF|K\$X5"$C$F$-$^$9(B?

$B;DG0$J$,$i:#G/$O$b$&5"$i$J$$$H;W$$$^$9!#(B(^_^;)

$B$"$5$_(B
